3025 Digital RF Signal Generator
PXI Module

Operating Manual

Document no. 46892/721
Issue 4
15 March 2007
About this manual

This manual applies to instruments with software issues of 2.0 and higher.

This manual explains how to set up and configure an Aeroflex 3025 digital RF signal generator PXI module. Where necessary, it refers you to the appropriate installation documents that are supplied with the module.

This manual provides information about how to configure the module as a stand-alone device. However, one of the advantages of Aeroflex 3000 Series PXI modules is their ability to form versatile test instruments, when used with other such modules and running 3000 Series application software.

*Getting Started with afSigGen* (supplied on the CD-ROM that accompanies each module (see Associated documentation)) explains how to set up and configure a 3020 Series RF signal generator with a 3010 Series RF synthesizer module. Using the signal generator soft front panel and/or dll or COM object supplied, the modules form an instrument that provides the functionality and performance of an integrated, highly-specified signal generator, but with the adaptability to satisfy a diverse range of test or measurement requirements.
Intended audience

Users who need accurately-generated signals in the VHF and UHF spectrum.

This manual is intended for first-time users, to provide familiarity with basic operation. Programming is not covered in this document but is documented fully in the help files that accompany the drivers and associated software on the CD-ROM.

Structure

Chapter 1  General information  
Chapter 2  Installation  
Chapter 3  Operation  
Chapter 4  Brief technical description
## Associated documentation

The following documentation covers specific aspects of this equipment:

<table>
<thead>
<tr>
<th>Documentation</th>
<th>Part no.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PXI Modules CD-ROM</strong></td>
<td>46886/028</td>
<td>Compilation containing soft front panels, drivers, application software, data sheets, getting started and operating manuals for this and other modules in the 3000 Series.</td>
</tr>
<tr>
<td><strong>3000 Series PXI Modules Common</strong></td>
<td>46882/663</td>
<td>Detailed information on installing modules into a rack, external connections, powering up and installing drivers.</td>
</tr>
<tr>
<td><strong>3000 Series PXI Modules Installation Guide for Chassis</strong></td>
<td>46882/667</td>
<td>Explains how to set up a populated chassis ready for use.</td>
</tr>
<tr>
<td><strong>Getting Started with afSigGen</strong></td>
<td>46892/678</td>
<td>Setting up and using the signal generator application for 3010 Series and 3020 Series modules.</td>
</tr>
<tr>
<td><strong>PXI Studio User Guide</strong></td>
<td>46892/809</td>
<td>Setting up and using the universal PXI application for system configuration and operation.</td>
</tr>
</tbody>
</table>
Preface

The PXI concept

VXI and GPIB systems meet the specific needs of instrumentation users but are often too large and expensive for mainstream applications. PC-based instrumentation may cost less but cannot meet the environmental and operational requirements of many systems.

PXI (PCI Extensions for Instrumentation) is based on CompactPCI, itself based on the PCI standard. PCI was designed for desktop machines but CompactPCI was designed for industrial applications, and features a rugged Eurocard format with easy insertion and removal. PXI adds to the CompactPCI specification by defining system-level specifications for timing, synchronization, cooling, environmental testing, and software. While PXI extends CompactPCI, it also maintains complete interoperability so that you can use any CompactPCI-compliant product in a PXI system and vice versa. PXI also makes use of Windows software, VXI timing and triggering, and VXIplug&play instrument drivers to provide powerful and affordable systems.
## Abbreviations/acronyms

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACP(R)</td>
<td>Adjacent Channel Power (Ratio)</td>
</tr>
<tr>
<td>ADC</td>
<td>Analog-to-Digital Converter</td>
</tr>
<tr>
<td>ALC</td>
<td>Automatic Level Control</td>
</tr>
<tr>
<td>AM</td>
<td>Amplitude Modulation</td>
</tr>
<tr>
<td>ARB</td>
<td>Arbitrary Waveform Generator</td>
</tr>
<tr>
<td>ATE</td>
<td>Automatic Test Equipment</td>
</tr>
<tr>
<td>CW</td>
<td>Continuous Wave</td>
</tr>
<tr>
<td>DAC</td>
<td>Digital-to-Analog Converter</td>
</tr>
<tr>
<td>dB</td>
<td>Decibels</td>
</tr>
<tr>
<td>dBc</td>
<td>Decibels relative to the carrier level</td>
</tr>
<tr>
<td>dBm</td>
<td>Decibels relative to 1 mW</td>
</tr>
<tr>
<td>EVM</td>
<td>Error Vector Magnitude</td>
</tr>
<tr>
<td>FM</td>
<td>Frequency Modulation</td>
</tr>
<tr>
<td>FPGA</td>
<td>Field Programmable Gate Array</td>
</tr>
<tr>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>IQ</td>
<td>In-phase/Quadrature</td>
</tr>
<tr>
<td>ISP</td>
<td>In-System Programming</td>
</tr>
<tr>
<td>LO</td>
<td>Local Oscillator</td>
</tr>
<tr>
<td>LSTB</td>
<td>List Strobe</td>
</tr>
<tr>
<td>LVDS</td>
<td>Low-Voltage Differential Signaling</td>
</tr>
<tr>
<td>PCI</td>
<td>Peripheral Component Interconnect</td>
</tr>
<tr>
<td>Abbreviation</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>-------------</td>
</tr>
<tr>
<td>Pk-Pk</td>
<td>Peak-to-Peak</td>
</tr>
<tr>
<td>PXI</td>
<td>PCI eXtensions for Instrumentation</td>
</tr>
<tr>
<td>RF</td>
<td>Radio Frequency</td>
</tr>
<tr>
<td>RMS</td>
<td>Root Mean Square</td>
</tr>
<tr>
<td>SDRAM</td>
<td>Synchronous Dynamic RAM</td>
</tr>
<tr>
<td>SFP</td>
<td>Soft Front Panel</td>
</tr>
<tr>
<td>SMA</td>
<td>SubMiniature version A (connector)</td>
</tr>
<tr>
<td>SMB</td>
<td>SubMiniature version B (connector)</td>
</tr>
<tr>
<td>TDMA</td>
<td>Time Division Multiple Access</td>
</tr>
<tr>
<td>TRIG</td>
<td>Trigger</td>
</tr>
<tr>
<td>TTL</td>
<td>Transistor-Transistor Logic</td>
</tr>
<tr>
<td>UUT</td>
<td>Unit Under Test</td>
</tr>
<tr>
<td>VCO</td>
<td>Voltage-Controlled Oscillator</td>
</tr>
<tr>
<td>VHDCI</td>
<td>Very High Density Connector Interface</td>
</tr>
<tr>
<td>VSWR</td>
<td>Voltage Standing-Wave Ratio</td>
</tr>
<tr>
<td>VXI</td>
<td>VMEbus Extension for Instrumentation</td>
</tr>
</tbody>
</table>
Chapter 1 GENERAL INFORMATION

Introduction

Welcome to the operating manual for the 3025 Digital RF Signal Generator.

The 3025 Digital RF Signal Generator operates over a frequency range of 100 MHz to 6 GHz and a level range of +5 dBm to −120 dBm (0 dBm to −120 dBm above 3 GHz). The RF output may be continuous wave (CW) or modulated. Modulation can be internal analog AM/FM, internal and external digital IQ, or external vector (when Option 01 is fitted).
Internal digital IQ modulation is supported by a built-in dual-channel arbitrary waveform generator (ARB). This ARB is compatible with waveforms designed or packaged using the IQCreator® software application. Differential baseband I and Q outputs from the ARB are available as an option. External digital IQ modulation is supported via an LVDS data interface. An external synthesizer provides a local oscillator input signal: the 3010 Series RF Synthesizer is recommended. The two modules together occupy only three slots in a 3U PXI chassis.

**Applications**

The 3025 is ideal for generating complex modulated waveforms for digital radio communications test and measurement applications, satellite and terrestrial TV broadcasting, military communications and WLAN. When the 3025 is used with other Aeroflex PXI RF modules, complete RF test systems can be implemented. High RF accuracy, stability and repeatability ensure consistent measurement results, helping to improve manufacturing yield.

**Wide frequency coverage**

The 3025’s frequency range makes it ideal for multi-purpose applications in UHF radio communications, especially important when testing multi-mode cellular terminals.

**Low noise and frequency-agile**

When used with a 3010 Series synthesizer, the 3025 provides the low noise and high switching speed necessary for high-productivity RFIC testing or the stimulus to frequency-hopping radios.

**RF level accuracy and bursting**

The 3025 maintains accurate RF output levels to typically ±0.3 dB, and can generate modulated RF bursts to simulate TDMA signal characteristics.

**IQ digital modulation**

The 3025 provides high-quality digital modulation suitable for all common radio communications applications, either from the internal ARB or from an external source via the LVDS data connector.
Analog I & Q inputs and outputs (optional)

The 3025 can provide baseband I and Q output and CW RF output simultaneously. Differential analog I and Q outputs from the ARB are provided, with control of differential output level, DC bias and offset voltage.

IQ vector modulation

Analog I and Q inputs can be used to generate wideband vector modulation from external analog I and Q sources such as test instruments and device outputs.

Arbitrary waveform generator (ARB)

The ARB can store 32 MSamples, either as a single long waveform or any number of smaller waveforms up to the capacity limit of the sample memory. Waveforms transfer quickly between the PXI controller and the ARB because of the wide bandwidth of the PCI backplane. Playback times of more than 30 minutes are possible, longer if ARB sequencing is used.

ARB sequencing

ARB sequencing provides a method for extending the effective ARB sample memory as well as providing a flexible way to compile test sequences. You can define up to 128 sequence steps, each of which defines an ARB file from a selection of 64, and plays it a chosen number of times before continuing on to the next file in the ARB sequence.

Triggering and synchronization

The 3025 provides flexible, configurable triggering facilities from inputs on the front panel or the PXI backplane. Triggers can be used for addressed selection or stepped incrementing of list mode. Triggers can generate power bursts and can be programmed into ARB waveforms to provide trigger outputs for other instruments.

A configurable routing matrix provides flexibility in how you interconnect signals on the PXI backplane, the LVDS and TTL front-panel inputs, and the module’s internal functions. Predefined routing scenarios can be loaded, or new scenarios created to meet particular requirements.
**List mode**

List mode enables very fast settling times for new signal configurations. In list mode, up to 128 internal hardware settings are pre-calculated and stored, providing fast switching of frequency and level whilst maintaining RF output accuracy. List addresses are sourced externally or from an internal counter driven by the test application controlling the 3025.

**Software**

The 3025 is supplied with a VXI PNP driver and soft front panel for use as a standalone module. It is also supplied with an instrument-level signal generator soft front panel, a dll and a COM object, for use with a 3010 Series RF synthesizer.

Refer to the guide *Getting Started with afSigGen* (part no. 46882/678), also available on the PXI Modules CD-ROM part no. 46886/028.

**IQCreator®** allows you to design your own, or system-specific, complex modulation files for use with the 3025’s ARB.

**RF Investigator**, also supplied with the module, is an application that provides combined operation of all Aeroflex 3000 Series modules from a single user interface, especially useful for acceptance testing.

**PXI Studio**, also supplied with the module, configures your PXI modules as logical instruments that will eventually run analysis plugins to suit any modulation scheme.
Deliverable items

- 3025 RF Signal Generator PXI module
- PXI Modules CD-ROM (part no. 46886/028), containing soft front panels, drivers, application software, data sheets and operating manuals for this and other modules in the 3000 Series
- *3000 Series PXI Modules Common Installation Guide*, part no. 46882/663
- *3000 Series PXI Modules Installation Guide for Chassis*, part no. 46882/667
- SMA connector cable, part no. 43138/421
- SMA connector saver, part no. 46885/224

Cleaning

Before commencing any cleaning, switch off the chassis and disconnect it from the supply. You can wipe the front panel of the module using a soft cloth moistened in water, taking care not to wet the connectors. Do not use aerosol or liquid solvent cleaners.

Putting into storage

If you put the module into storage, ensure that the following conditions are not exceeded:

- Temperature range: $-20$ to $+70^\circ$C ($-4$ to $+158^\circ$F)
- Humidity: 5 to 93%, non-condensing
Chapter 2 INSTALLATION

**WARNING**

Initial visual inspection
Refer to the 3000 Series Common Installation Guide 46882/663.

**CAUTION**

Handling precautions
Refer to the 3000 Series Common Installation Guide 46882/663.

Hardware installation

**Installing the module into the PXI chassis**
Coaxial connector torque settings and maintenance

Torque settings

Use a torque spanner to tighten SMA connectors together, in order to ensure consistent matching and to avoid mechanical stress. Torque settings for connectors are:

- 0.56 Nm test torque (development use, semi-permanent installations)
- 1 Nm final torque (permanent installations)

Never use pliers to tighten connectors.

Maintenance

Clean connectors regularly, using a cotton bud dipped in isopropyl alcohol. Wipe within the connector cavity, then use a dry cotton bud to finish off. Check for any deposits.

Do not use other cleaners, as they can cause damage to the plastic insulators within the connectors.

When joining connectors, try to minimize relative rotation between the mating parts as you tighten the nut.

Cap unused connectors.
Chapter 3 OPERATION

Front-panel connectors

1. **RF OUT**
   - RF output, −120 to +5 dBm, 100 MHz to 6 GHz. SMA socket, 50 Ω.

2. **I IN, I+ , I−**
   - Analog I input (I IN), selectable 50Ω/100 kΩ. Analog I output (I+ and I−), 50Ω single-ended, 100 Ω differential. SMB sockets. Option 01 only

3. **10 MHz I/O**
   - Two SMA I/O sockets in parallel.
   - **Input**
     - External frequency standard input for sampling clock. 0.4 to 4 V pk-pk into 50 Ω.
   - **Output**
     - Link-through from input.

4. **Q IN, Q+ , Q−**
   - Analog Q input (Q IN), selectable 50Ω/100 kΩ. Analog Q output (Q+ and Q−), 50Ω single-ended, 100 Ω differential. SMB sockets, 50 Ω. Option 01 only

5. **LO IN**
   - 1.5 to 3 GHz, nominally 0 dBm. SMA socket, 50 Ω.

6. **DATA**
   - 68-way VHDCI connector for LVDS data I/O, 14-bit IQ digital data input.
   - See Appendix B for details.

7. **TRIG**
   - TTL +ve or –ve edge. SMB socket, 50 Ω.

**CAUTION**

Maximum safe power
Reverse power handling: not to exceed **+20 dBm**
**Soft front panel (af3020_sfp)**

The soft front panel provides a graphical interface for operating the module. It is intended for testing and diagnosing, for demonstration and training, and for basic operation of the module. It represents most of the functions available in the instrument driver. It is not however a comprehensive application suitable for measurements; for this, use the afSigGen DLL, the afcomSigGen COM object, or PXI Studio.

**Installation**

The soft front panel is installed during the driver installation process (refer to the 3000 Series PXI Modules Common Installation Guide, part no. 46882/663).

Open the `AF3020_sfp.exe` file: this is in the `C:\VXIPNP\WinNT\af3020\` directory on a Windows NT machine, for example. It is also accessible from the Windows Start menu under `Programs\Aeroflex\PXI Module Front Panels\AF3020 Front Panel`. The soft front panel, similar to that in Fig. 3-2, is displayed.

**Detailed help information**

Soft front panel controls are all available as driver export functions unless noted otherwise, and are documented in the help files (page 3-25). This operating manual provides an overview of the facilities that the module provides and summarizes its operation; however, refer to the help files for detailed descriptions of functions, together with their parameter lists and return values.
Fig. 3-2  3025 soft front panel
Soft front panel controls

Menu bar

**File**
Click **Exit** to close the application.

**Settings**

**Load** and **Save** allow you to load and save soft front panel configurations from and to your preferred locations. If you did not change the default location when installing the software, it is `C:\VXIPNP\WinNT\af3020\settings`, and configurations are saved as `.ini` files.

You can edit, copy and paste settings files as required; for example, you may want to save only a new routing setup without changing other parameters. Edit the saved `.ini` file using a text editor (for example, Notepad) to remove unwanted parameters. Ensure only that you do not delete the General (VendorID, DeviceID) and Version (Major/Minor) parameters. Save the changed file. When the settings file is next loaded, the configuration of the soft front panel changes to match the parameters remaining in the settings file, leaving all other settings unchanged.

**Directories** lets you choose the locations for your front-panel configuration settings, ARB files and catalogs, synthesizer plugin DLLs and calibration files.

Synthesizer plugins must support a VXIPNP (VISA) RF synthesizer resource capable of 1.5 GHz to 3 GHz. Certain exported functions are also required: refer to online help for details.

**LVDS**: select the Data Size (14-bit or padded to 16-bit) and Sign (unsigned/signed) to match different data types.
Routing Scenarios allows you to select a predefined routing matrix connection. A tick against the scenario’s title shows that it is selected.

If you select a scenario, and then a second, any connected or enabled outputs common to both scenarios are overwritten by the second. Enabled outputs in the first scenario that do not appear in the second also remain active. If the second scenario changes any outputs that were used by the first, the first scenario is invalidated. This process extends to further scenarios.
**Routing Matrix** displays a matrix that provides interconnection between input and output signals on the PXI backplane bus, the DATA connector, the TRIG connector and the module’s internal circuitry, as shown diagrammatically in Fig. 3-3. This provides great flexibility in how you route signals between modules.

---

**Fig. 3-3  Routing matrix in 3025**
Use the routing matrix (Fig. 3-4) to interconnect signals. Output signals form the body of the matrix. Select appropriate input signals from the drop-down menus under each down-arrow to create the interconnections.

Check the boxes to enable the outputs. **Reset** sets all input signals to GND, which is the default state.

When operating the module in default signal generator mode (routing matrix reset), all necessary input, output and trigger signals are available on front-panel DATA, SMA or SMB connectors and there is no need to configure the matrix. If you need to set up particular signal routings, you can define these using the drop-down menus on the matrix and save them using the **Load** and **Save** commands in **Settings**, or use **Routing Scenarios** to access pre-set alternative routings, or contact Aeroflex if you need assistance in defining particular routing requirements.
MENU BAR ON SOFT FRONT PANEL

Fig. 3-4 Routing matrix inputs and outputs
Differential IQ

This menu item appears only when Option 01 ‘Analog I & Q Inputs and I & Q Outputs’ is fitted.

See Available Options (page 3-28).

Options

Allows you to enable or disable additional instrument options if you have the appropriate password (available from the Aeroflex sales desk). Click Edit to display the options screen (Fig. 3-5).

![Options screen]

Disabled options are shown grayed out. To enable an option, enter the appropriate password. Click Enable. The enabled option is shown highlighted in green. Click OK.
**User Cal**

Calibration is needed to ensure that some specifications — such as carrier leak — are met, and are guaranteed only if a user calibration has been performed. The module calibrates at the current frequency, or at a range of frequencies, and stores the results so that if you change frequency and return again, the calibration still applies.

In some cases, an LO signal is required; the user calibration screen prompts for the LO Plugin Filename. You can browse for this and boot the selected device from the User Calibration screen.

![User Calibration Screen](image)

*Fig. 3-6 User calibration screen*
IQ Calibration

**Differential IQ**: there are two differential IQ calibrations:

- **Cal Outputs** is used to null out any DC offset on the differential outputs.
- **Cal Inputs** is used to null out DC offsets on the analog IQ input path. If you apply no signal, this cal nulls DC offsets internal to the module’s analog IQ input path. If you apply a nominal 0 V signal level, this cal nulls both the user and the internal module DC offsets.

See also **Differential IQ** (page 3-28).

**Cal Current Frequency** calibrates the IQ modulator at the current frequency. Calibration is valid for frequencies within ±1 MHz of the current frequency. The plugin is not used, but the LO signal must be present at the correct frequency.

**Cal All Bands** calibrates the IQ modulator over the entire frequency range of the module and returns the instrument to its current state. The plugin is required.

**Cal Selected Band** calibrates the IQ modulator over individual bands and returns the instrument to its current state. The plugin is required.

**Store Single Point/Banded to File** lets you save calibrations using the standard Windows browser. Calibrations are saved as `.ciq` files.

**Restore Single Point/Banded from File** lets you restore `.ciq` calibrations using the standard Windows browser.

**Detector Zero**

- **Zero** sets the leveling detector to zero. This ensures that the module meets the level accuracy specified in the data sheet. No LO plugin or LO signal is needed.

**Help**

**Instrument Information** provides the module’s PXI resource code and serial number, revision numbers for driver, FPGA and PCI, and its last calibration date.

**About** provides the version and date of the soft front panel.
**Boot**

Click **Boot** to initialize the module and view the Boot Resource window. Resources available for initializing are shown in blue.

Select the 3025 you want to boot.

Boot default FPGA configuration box.
Check this. Do not change the configuration unless you are advised otherwise.

EEPROM caching box.
Check this, so that when you boot a particular module for the first time, calibration data is read from the module and placed in the local cache that you define in the EEPROM Cache Path. This initial boot time is of the order of 45 seconds. Then check the EEPROM caching box at subsequent power-ups of this module to provide considerably faster boot times. The EEPROM caching box is cleared at each power-down.

Click **OK**. While you select the boot resource, the indicator is amber. Once the module has initialized, the indicator changes to green in a few seconds.

If no calibration data is available, the driver returns a caution. If this happens, return the module for calibration.

**s/n:**
After the module initializes, this field displays its serial number.

**Res:**
After the module initializes, this field displays its VISA resource string.

**Required LO Freq (Hz)**
Shows the frequency that needs to be set on the 3010 Series synthesizer to give the chosen RF frequency at the 3025’s output. Double-click in this field, copy the value, and paste into the RF Frequency (Hz) field on the 3010 Series module’s soft front panel.
RF settings
The controls available in this group allow you to configure up to 128 channels for frequency, level, leveling mode, and other parameters. These parameters are stored, and are recalled as each channel is selected. This selection can be manual (by clicking the up/down arrows of the RF Channel field) or by list mode operation.

RF Channel
Sets the currently active channel in a range of 0 to 127.
**Chan List**

Click this to set up each of up to 128 channels. You can edit, copy and paste (page 3-4) the settings to make setup quick and easy.

*Fig. 3-7  Edit channel list settings*
Edit the grid in the upper part of the screen by means of the fields in the lower part. Most fields (Channel, RF Freq (Hz), etc) are similar to those on the soft front panel. Edit each channel individually or by range for:

- Channel
- RF Freq (Hz)
- RF Levelling Mode
- RF RMS (dBc)
- RF Level (dBm)
- RF Output Enable
- RF Gate Off

Click on the link for details. Names of fields on the soft front panel may differ slightly from these, but the function is the same.

Check the **Automatically set focus from grid select** box to make the associated field active when you click on a channel parameter in the grid.

If you check the **Link channel selection to main panel** box, changing the channel on this screen also changes the active channel (as shown on the soft front panel) and vice versa.
Click **Edit Range** to display the Edit Channel Range screen (Fig. 3-8), which lets you apply changes to a set of channels simultaneously, speeding up channel setup.

Define start and finish values for address numbers in the **Chan range, from:** and **to:** fields. Insert values and click **Set** for each field. You are asked to confirm each action. When finished, click **Close** to return to the Channel List screen.

![AF3025 Edit Channel Range](image)

*Fig. 3-8  Edit all channel settings*
**RF Frequency (Hz)**

Set the output frequency using the up/down arrows or by entering the frequency in Hz or scientific (e) notation, in the range 100 MHz to 6 GHz.

*Note: the Required LO Freq (Hz) box shows the frequency that needs to be set on the 3010 Series synthesizer to give the chosen RF frequency at the 3025’s output.*

**Step size:** double-click on the step value under the frequency field to set up the size of frequency step.

**RF Level (dBm)**

Set the output level using the up/down arrows or by entering the value in dBm.

**Step size:** double-click on the step value under the RF level field to set up the size of level step.

**Output**

On/Off: enable or disable the RF output.

**RMS (dBc)**

IQCreator® files contain header information that indicates the RMS power level of the waveform. When using other sources of IQ, this information may not be present, in which case the RMS value needs to be entered in order to achieve the calibrated output level.

For files that do not contain RMS level header information, you can enter the RMS value of the signal here, and select **RMS** in the Levelling Mode field. The power output then matches that selected in the RF Level (dBm) field.
**Gate RF**

If set to 1 (enabled), this turns the RF output for the active channel off when $\sqrt{I^2 + Q^2}$ is near to zero. This minimizes IQ leakage to a nominal −80 dBc during periods when the signal is ‘off’.

**Attenuator Hold**

As the step attenuator changes range, small changes in VSWR can occur. Check the box to freeze the attenuator on its current range.

The maximum positive excursion is restricted to the 8 dB range of the attenuator pad, but you can reduce the RF level over a range of up to 40 dB. However, the level accuracy specification is invalid if you exceed the pad’s range by more than a few dB.

With **attenuator hold disabled**, the RF level hardware is set for optimum level accuracy and spectral purity, and changes to the attenuator setting are possible.

*Note that level accuracy and spectral purity cannot be guaranteed outside the normal level range.*

The current active RF channel cannot be changed while attenuator hold is on.
# Levelling Mode

<table>
<thead>
<tr>
<th>Levelling mode</th>
<th>Internal ARB</th>
<th>External Analogue IQ inputs (Opt. 01)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Auto (RMS/Pk)</td>
<td>Sets leveling automatically to RMS for ARB files that contain appropriate header information (IQCreator® files). The set level is RMS. If the RMS value is unavailable, or for inputs via the DATA connector, peak mode is selected automatically.</td>
<td>The set level is for $\sqrt{I^2 + Q^2} = 0.5, \text{V}$. Headroom is left for the signals to peak at I=Q=0.5 V. Equivalent to using RMS mode with “RMS (dBc)” set to −3 dB.</td>
</tr>
<tr>
<td>Frozen</td>
<td>When frozen mode is selected, the leveling integrator is held at its current value and the system operates open-loop. To recalibrate for temperature changes, switch back to one of the other leveling modes, then back to frozen mode. This mode is advantageous for certain pulsed signals that cannot be easily leveled.</td>
<td>As for Auto mode. Note that the leveling system is always open-loop during external analog IQ operation. The leveling mode selects the reference power level. The system recalibrates to the internal reference voltage whenever the leveling mode, frequency or level is changed.</td>
</tr>
<tr>
<td>Peak</td>
<td>Causes the set RF Level to appear at the RF output if you apply full-scale I and Q sample values. As I and Q are decreased, the output decreases proportionally.</td>
<td>The set level is for I=Q=0.5 V Note that at no time should I or Q exceed 0.5 V in any mode, or clipping may occur. For example, do not use I=0, Q=0.707 V.</td>
</tr>
<tr>
<td>RMS</td>
<td>Causes the set RF Level to appear at the RF output if the RMS value of the applied IQ data stream equals the value set in the RMS (dBc) field. When you select this leveling mode, the RMS (dBc) field is set to a default value of 0. Note that the values are with respect to I=Q=Max.</td>
<td>You can enter the RMS level of your signal with respect to I=Q=0.5 V. The set level is then in RMS. For example if your signal is $\sqrt{I^2 + Q^2} = 0.25, \text{V}$, you would set RMS (dBc) to −9 dB. If you then set -10 dBm, you should get nominally -10 dBm RMS.</td>
</tr>
</tbody>
</table>

**Note:** The maximum power specified on the datasheet is for $I=Q=\text{Max}$ ($I=Q=0.5\, \text{V}$ for analog IQ inputs). This is the same in all modes, and the set level is clipped to avoid exceeding this limit. For example, if the relative RMS level is −3 dBc, the maximum set level in RMS mode is 3 dB below maximum. You are still able to reach the maximum level if you input $I=Q=\text{Max}$. 
**Modulation Source**

Select between:
- **LVDS** (external modulation via DATA connector on front panel)
- **ARB** (internal modulation using the arbitrary waveform generator)
- **None (CW)** (no modulation, carrier wave only). **None (CW)** sets I and Q to maximum level.
- **Internal AM**
- **Internal FM**
- **External Analog** (allows use of IQ analog inputs when Option 001 is fitted)

**Actual Level**

Shows the current actual output level achieved by the module. A red indicator beside the RF Level (dBm) field shows either that attenuator hold is enabled or that the output level is not achieving the level requested.

**Max Level**

Shows the maximum possible output achievable by the module for the current settings and waveform selected.
Sample rates

**ARB Sample Rate (Hz)**
Set the ARB’s sample rate when Modulation Source is set to ARB. This is necessary only when the ARB file contains no header (files not generated using IQCreator®).

**LVDS Sample Rate (Hz)**
Sets the LVDS sample rate when Modulation Source is set to LVDS. The instrument calculates the interpolation automatically to place the interpolated frequency in the range 44 to 66 MHz.

**External Reference**
- **Checked:** External 10 MHz reference via front-panel SMA connector
- **Unchecked:** 10 MHz reference from PXI chassis.
ARB handling

Introduction
The ARB is a dual-channel arbitrary waveform IQ baseband source generator. It is used to generate signals from samples stored in non-volatile memory. Four marker bits may be stored with the samples, and these are processed to maintain their time relationship to the output waveforms.

IQCreator® is a software package that allows you to create and package an arbitrary waveform file that can be loaded onto a 3020 Series digital RF signal generator. It is also possible to package and download files that have been created using other tools. Arbitrary waveforms that can be created by IQCreator® cover a wide range of digital modulation schemes.

IQCreator® is supplied on a CD-ROM together with a Getting Started manual (part no. 46882/599) that explains how to create, download and package waveforms to run on the ARB, and a User Guide (part no. 46882/627) that details the different modulation schemes supported. IQCreator® and its associated documentation are also available to download from the Aeroflex website http://www.aeroflex.com/iqcreator.

ARB File Catalogue
This field displays files currently loaded into the ARB’s memory.

Add
Lets you add an ARB waveform to the ARB File Catalogue, using the standard Windows browser. The file must be in .aiq format (as generated by IQCreator®). Details of the format of ARB files and headers are given in 'Format of ARB Files'(page A-1).
File Info
Provides information about the currently selected ARB file, such as file name and maximum output level.

Delete
Deletes the currently selected ARB file from the specified catalog.

Reload
Reloads an ARB file from hard disk to the specified catalog.

Reload All
Reloads all ARB files from hard disk. This may improve performance if the ARB memory has become fragmented.

Delete All
Deletes all ARB files from the specified catalog.

Save Cat
Saves a catalog of the currently loaded files into a new folder. This function is available only on the soft front panel.

Load Cat
 Loads a previously saved catalog of files from a named folder.

Start Play
Plays the selected ARB file and displays its filename. This function automatically sets the IQ source to ARB, and the VCO frequency appropriate to the file being played.
Triggering

Trigger setup for the external ARB trigger. ARB trigger sources are:

- PXI backplane
- LVDS AUXiliary inputs
- TTL TRIG input on front panel
- Star trigger
- Trigger bus
- Front-panel DATA connector
- SMB
- Star controller card in Slot 2.

Select trigger sources with the routing matrix (page 3-8).

**ARB Trigger**

On (external)  Dependent on Trigger Edge and Trigger Mode
Off  Internal software triggering

**Trigger Edge**

Selects the positive- or negative-going edge of a pulse to trigger the ARB.

**Trigger Mode**

- Gated  Begins playing the ARB file continuously on receipt of the leading edge of a gate pulse. After the trailing edge of the gate, the ARB file continues playing until its end, then stops.
- Single-shot  Plays the ARB file once through.
Driver export functions

On-line help and functional documentation for driver export functions are available on the CD-ROM supplied with your module. They are installed onto your computer at the same time as the drivers.

Driver installation folder

Find help and functional documentation in the driver installation folder on your computer. This is typically:

\[C:\vxipnp\winnt\af3020\]

Help

Within the driver installation folder are help files that provide descriptions, parameter lists and return values. Help files are provided in three formats:

- \textit{af3020.doc} 3020 Series function documentation \textit{Text file}
- \textit{af3020.hlp} 3020 Series Visual BASIC function reference \textit{Windows Help file format}
- \textit{af3020_C.hlp} 3020 Series C language function reference

We recommend that you use the C or Visual Basic formats, as these are easier to navigate.
The file opens at the Contents page:

Fig. 3-9 Online help contents — example

Hyperlinks from here take you to

- Introduction
- Assumptions
- Error codes
- Functions listings.
Functions listings

Functions are grouped by type. Click on the hyperlink for details of the function. Each function has a description of its purpose, and may have a list of parameters and return values.

Fig. 3-10  Function description — example
Available options

Option 01 Analog I & Q inputs and I & Q outputs

Differential IQ

When this option is fitted, **Differential IQ** displays the screen for setting up differential outputs (Fig. 3-11) and single-ended inputs.

The module provides balanced baseband I and Q **outputs** suitable for feeding devices with differential inputs. Signals that appear on I+ and I−, Q+ and Q−, are of equal magnitude but of opposite polarity. The positive or negative I and Q pairs can also be used as unbalanced single-ended outputs.

The module also accepts single-ended **inputs** into a switchable high or low impedance.

![AF3020A Differential IQ](image)

*Fig. 3-11  Differential IQ setup screen*
Output Enable enables or disables the differential IQ outputs. When set Off, the output is high impedance. When set On, the output impedance is 50 Ω. Modulation enables or disables the bias and offset voltages. When set Off, it zeroes bias, offset and signal voltages.

State enables or disables the ARB signal component. When set Off, it disables the signal but bias and offset levels remain.

IQ Level (V) specifies the peak-peak amplitude of the output signal component (see Fig. 3-12) into 50 Ω (single-ended) or 100 Ω (differential).

IQ Gain (dB) specifies the relative amplitudes of the I and Q signals. Adding gain (+x dB) to the signal increases the magnitude of the I component by $\frac{x}{2}$ dB whilst decreasing the magnitude of the Q component by the same factor. Similarly, removing gain (−x dB) from the signal increases the magnitude of the Q component by $\frac{x}{2}$ dB whilst decreasing the magnitude of the I component by the same factor.

I Offset (V) specifies the differential voltage between I+ and I− (see Fig. 3-12).

Q Offset (V) specifies the differential voltage between Q+ and Q−.

I Bias (V) specifies the common-mode I voltage.

Q Bias (V) specifies the common-mode Q voltage (see Fig. 3-12).

Self Cal (output) calibrates the differential IQ by setting input or output levels to 0 V and recalibrating DACs.

Self Cal (input, single-ended) nulls out any DC offset present at the input.

Termination shows the value of input impedance selected. Inputs are enabled when Modulation Source is set to Ext Analog.
Adding $x$ dB increases $I$ Level by $x/2$ and decreases $Q$ Level by $x/2$. Removing $x$ dB increases $Q$ Level by $x/2$ and decreases $I$ Level by $x/2$.

This diagram represents a condition where the signal is output into a floating 100 Ω load.

*Note:* the differential signal level is twice the single-ended signal level.

*Fig. 3-12* Differential IQ parameters
Analog modulation

**Analog Modulation** displays the screen for setting up internal AM and FM modulation (Fig. 3-13). Analog modulation is enabled when **Modulation Source** is set to Internal AM or Internal FM.

The modulation source for internal AM/FM analog modulation is a sinusoid with user-settable frequency (modulation rate).

![Analog modulation setup screen](image)

*Fig. 3-13  Analog modulation setup screen*

**Modulation Depth (%)** sets AM modulation depth, in %.
**Modulation Rate (Hz)** sets AM modulation rate, in Hz.
**Deviation (Hz)** sets FM deviation, in Hz.
**Modulation Rate (Hz)** sets FM modulation rate, in Hz.
Digital RF signal generator using 3010/3011 and 3025

Refer to 3000 Series PXI Modules Installation Guide for Chassis (document no. 46892/667) and Getting Started with afSigGen (document no. 46892/678), both supplied on the CD-ROM with the module, for detailed information on creating a fully functional digital signal generator using the 3025 and 3010/3011 together. The afSigGen soft front panel and afSigGen dll or afcomSigGen COM object combine the functions of the individual modules to provide a single interface with the appearance and functionality of an integrated instrument.
Appendix A
Format of ARB files

General

The ARB stores digital representations of waveforms. Any number of waveforms can be stored, up to a total capacity of 32 Msamples. The memory used is volatile.

Each waveform consists of two components, I and Q. When the ARB is enabled and one of the waveforms selected, it is converted into a pair of analog signals that can be used to drive the I and Q channels of the RF modulator, or output as analog baseband IQ when Option 01 is fitted. Waveform data files are created externally and require packaging before they can be used by the ARB.

Each sample contains two 14-bit numbers, one each for I and Q. To minimize the required file size and reduce aliasing problems, the ARB includes an interpolator to increase the D-A converter sample rate by factors of between 2 and 3072 so that the D-A converter runs at between 44 and 66 M sample/s.

A waveform is looped continuously. The rate at which the sample plays is set during file creation and is coded in the header.
An example showing data rates and sizes for an IS-95 waveform

IS-95 has a chip rate of 1.2288 Mchip/s. For our purposes we will consider a chip to be the significant symbol. Each symbol must be sampled at least four times. This would give a rate of 4.9152 Msample/s. There are 24 576 symbols per 20 ms frame. Four frames would have 98 304 symbols, which after oversampling gives 393 216 samples. As the oversample ratio increases, the file becomes larger.

When the above waveform is selected and played, it is read out of the memory at 4.9152 Msample/s. The ARB interpolates this data stream so that it has a data rate of 58.9824 Msample/s.

The data is written to the two 14-bit D-A converters at 58.9824 Msample/s. The analog outputs from the D-A converters are then filtered to remove switching and quantization noise and high-frequency images. The I and Q outputs are then routed to the RF modulator.

Markers

Markers are used to mark important events within the file; for example, the start of a TDMA slot or frame.
## Format for header of ARB IQ files (*.aiq)

<table>
<thead>
<tr>
<th>Comment</th>
<th>No. of bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>[File]</strong></td>
<td></td>
</tr>
<tr>
<td>Date= Date file was created (mm/dd/yyyy)</td>
<td>12</td>
</tr>
<tr>
<td>Time= Time file was created (hh:mm:ss)</td>
<td>10</td>
</tr>
<tr>
<td>PackSWVers=nn.nn SW version of Packager (files that</td>
<td>5</td>
</tr>
<tr>
<td>are created using software other than IQCreator®</td>
<td></td>
</tr>
<tr>
<td>must set nn.nn = 00.00)</td>
<td></td>
</tr>
<tr>
<td>Samples= No. of IQ Samples as an ASCII number</td>
<td>8</td>
</tr>
<tr>
<td>Title= Name of AIQ file without extension and</td>
<td>80</td>
</tr>
<tr>
<td>without path</td>
<td></td>
</tr>
<tr>
<td>SampleRate= In Hz, in steps of 100 Hz, converted</td>
<td>8</td>
</tr>
<tr>
<td>from user entry in packager</td>
<td></td>
</tr>
<tr>
<td>Description= Description field entered in packager</td>
<td>120</td>
</tr>
<tr>
<td>RMS= RMS value of the stored waveform</td>
<td>9</td>
</tr>
<tr>
<td>RelRMS= RMS relative to maximum (dB)</td>
<td>8</td>
</tr>
<tr>
<td>CrestFactor= Crest factor of stored waveform</td>
<td>8</td>
</tr>
<tr>
<td><strong>[Assign]</strong></td>
<td></td>
</tr>
<tr>
<td>Mkr1= Marker 1 assignment (not used or general)</td>
<td>12</td>
</tr>
<tr>
<td>Mkr2= Marker 2 assignment (not used or general)</td>
<td>12</td>
</tr>
<tr>
<td>Mkr3= Marker 3 assignment (not used or general)</td>
<td>12</td>
</tr>
<tr>
<td>Mkr4= Marker 4 assignment (not used or general)</td>
<td>12</td>
</tr>
</tbody>
</table>
FORMAT OF ARB FILES

All headers are stored as ASCII strings, each line terminated with CR/LF.
The header is terminated by a ^Z. Data following the header is the IQ and marker data stored as IQIQIQ…
The format is:

<table>
<thead>
<tr>
<th>bit number</th>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>Q</td>
<td>Q</td>
<td>Q</td>
<td>Q</td>
<td>Q</td>
<td>Q</td>
<td>Q</td>
<td>Q</td>
<td>Q</td>
<td>Q</td>
<td>Q</td>
<td>Q</td>
<td>Q</td>
<td>Q</td>
<td>M2</td>
<td>M1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>bit number</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>I</td>
<td>M4</td>
<td>M3</td>
</tr>
</tbody>
</table>

where Mn = marker number n, S = sign bit.
The last 32-bit value in the file is a checksum that is calculated as the running unsigned sum of the 32-bit numbers.
Appendix B
DATA connector and timing

The DATA connector is a 68-way female VHDCI-type LVDS (low-voltage differential signaling) interface. It can be used to input data and associated control and timing signals. The DATA connector is shown in Fig. B-1. LVDS data conforms to ANSI/TIA/EIA-644.

The DATA interface provides:

- input for IQ data
- input/output for trigger and marker signals.

The electrical level is LVDS: $V_{OH}$ typically 1.38 V, $V_{OL}$ typically 1.03 V
## Table B-1 DATA pin-out

<table>
<thead>
<tr>
<th>Contact</th>
<th>Function</th>
<th>Contact</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>AUX0-</td>
<td>35</td>
<td>AUX0+</td>
</tr>
<tr>
<td>2</td>
<td>AUX1-</td>
<td>36</td>
<td>AUX1+</td>
</tr>
<tr>
<td>3</td>
<td>AUX2-</td>
<td>37</td>
<td>AUX2+</td>
</tr>
<tr>
<td>4</td>
<td>SPARE1-</td>
<td>38</td>
<td>SPARE1+</td>
</tr>
<tr>
<td>5</td>
<td>SPARE2-</td>
<td>39</td>
<td>SPARE2+</td>
</tr>
<tr>
<td>6</td>
<td>CLK_OUT-</td>
<td>40</td>
<td>CLK_OUT+</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
<td>41</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>CLK_IN-</td>
<td>42</td>
<td>CLK_IN+</td>
</tr>
<tr>
<td>9</td>
<td>D0-</td>
<td>43</td>
<td>D0+</td>
</tr>
<tr>
<td>10</td>
<td>D1-</td>
<td>44</td>
<td>D1+</td>
</tr>
<tr>
<td>11</td>
<td>D2-</td>
<td>45</td>
<td>D2+</td>
</tr>
<tr>
<td>12</td>
<td>D3-</td>
<td>46</td>
<td>D3+</td>
</tr>
<tr>
<td>13</td>
<td>D4-</td>
<td>47</td>
<td>D4+</td>
</tr>
<tr>
<td>14</td>
<td>D5-</td>
<td>48</td>
<td>D5+</td>
</tr>
<tr>
<td>15</td>
<td>D6-</td>
<td>49</td>
<td>D6+</td>
</tr>
<tr>
<td>16</td>
<td>D7-</td>
<td>50</td>
<td>D7+</td>
</tr>
<tr>
<td>17</td>
<td>D8-</td>
<td>51</td>
<td>D8+</td>
</tr>
<tr>
<td>18</td>
<td>D9-</td>
<td>52</td>
<td>D9+</td>
</tr>
<tr>
<td>19</td>
<td>D10-</td>
<td>53</td>
<td>D10+</td>
</tr>
<tr>
<td>20</td>
<td>D11-</td>
<td>54</td>
<td>D11+</td>
</tr>
<tr>
<td>21</td>
<td>D12-</td>
<td>55</td>
<td>D12+</td>
</tr>
<tr>
<td>22</td>
<td>D13-</td>
<td>56</td>
<td>D13+</td>
</tr>
<tr>
<td>23</td>
<td>D14-</td>
<td>57</td>
<td>D14+</td>
</tr>
<tr>
<td>24</td>
<td>D15-</td>
<td>58</td>
<td>D15+</td>
</tr>
<tr>
<td>25</td>
<td>IQSELECT_IN-</td>
<td>59</td>
<td>IQSELECT_IN+</td>
</tr>
<tr>
<td>26</td>
<td>IQSELECT_OUT-</td>
<td>60</td>
<td>IQSELECT_OUT+</td>
</tr>
<tr>
<td>27</td>
<td>SPARE0-</td>
<td>61</td>
<td>SPARE0+</td>
</tr>
<tr>
<td>28</td>
<td>GND</td>
<td>62</td>
<td>GND</td>
</tr>
<tr>
<td>29</td>
<td>MARKER1-</td>
<td>63</td>
<td>MARKER1+</td>
</tr>
<tr>
<td>30</td>
<td>MARKER2-</td>
<td>64</td>
<td>MARKER2+</td>
</tr>
<tr>
<td>31</td>
<td>MARKER3-</td>
<td>65</td>
<td>MARKER3+</td>
</tr>
<tr>
<td>32</td>
<td>MARKER4-</td>
<td>66</td>
<td>MARKER4+</td>
</tr>
<tr>
<td>33</td>
<td>AUX3-</td>
<td>67</td>
<td>AUX3+</td>
</tr>
<tr>
<td>34</td>
<td>AUX4-</td>
<td>68</td>
<td>AUX4+</td>
</tr>
</tbody>
</table>
**LVDS data used as IQ input**

Data is supplied to the LVDS interface using a 16-bit bus. The D/A converters are 14 bits and by default the module uses bits [15:2]; however, it is possible to select to use [13:0] instead. Similarly, data is signed two’s complement by default, but it is possible to select unsigned instead. See LVDS (page 3-4).

IQ data pairs are clocked sequentially, with I always followed by Q. I data is clocked into the module on the first CLK_IN edge following IQSELECT_IN going high. Q data is clocked in on the first edge following IQSELECT_IN going low.

Multiple CLK_IN cycles can occur between IQSELECT_IN changing state, and CLK_IN can be any frequency up to 132 MHz. However, the resulting IQ sample pair rate must be the same as the sample rate set for the module. For this to occur, it is important to lock CLK_IN to the same 10 MHz reference that the module is using, otherwise frequency drift will cause periodic data errors.

Data in is latched on the rising edge of CLK_IN.
Markers

There are four marker inputs/outputs on the DATA connector. The markers can be used for triggering and addressing.
Chapter 4 BRIEF TECHNICAL DESCRIPTION

Introduction

The 3025 is a digital RF signal generator PXI module. It contains IQ modulators, leveling control, step attenuators, and a dual-channel arbitrary waveform generator. An external source, preferably a 3010 Series RF synthesizer, provides the LO signal. The two modules together then form a digital RF signal generator.

The 3025 comprises three printed circuit boards. The logic and control board contains the PCI interface, baseband VCO, IQ ARB, leveling control and an external LVDS data interface. The RF board is housed in a full clamshell shield, containing RF dividers, IQ modulators, output amplifier and step attenuator. The differential IQ board contains a bias source for the IQ modulators and (when Option 001 is fitted) differential IQ processing.

Only the logic board connects to the PXI backplane, so power and control to the RF board is routed through the logic board. Ribbon cables interconnect the logic, RF and differential IQ boards, handling power to the RF board, differential analog IQ, analog leveling signals and various switched control signals.

A block schematic of the instrument is shown in Fig. 4-1.

Logic and control board

The PCI interface uses an FPGA, which boots up at power-on from a local ISP PROM. The interface provides all the required PCI-compliant handshaking and data transfer. A serial EEPROM is used for calibration data as well as all module information, such as serial number.

A baseband VCO generates a clock signal for the IQ generation and processing. This is a fractional-N-based system, operating from 88 to 132 MHz and using either the PXI 10 MHz clock or an external 10 MHz signal as its reference.
Analog IQ signals are generated by two DACs, their clocks supplied directly from the VCO at 88–132 MHz. The DACs interpolate at 2x, giving a data rate of 44–66 MHz. The DACs each produce differential signals that are fed through filters, two for each DAC. The data for the DACs may come from: static registers for CW operation, the internal ARB, internal AM/FM generator, or the LVDS data interface.

The ARB consists of SDRAM devices configured as 64-bit-wide memory. An SDRAM controller handles bursted writing and reading from the memory. The ARB sample width is 32-bit: 14-bit I, 14-bit Q, and 4-bit markers. The memory is configured as 64-bit to provide capacity to set up bursts and perform the frequent auto-refreshes required of SDRAM.

The LVDS interface provides a digital input. A rate-matching FIFO is used to allow the data source to use an independent clock, but it must be assumed that it is locked to the same reference for correct operation.

Digital interpolation filters allow a range of data rates less than the 44 to 66 MHz clock range. The highest order of interpolation is 3072, which means the lowest sample rate is 14.323 kHz. These filters are used on both ARB and LVDS data. The module applies all corrections to IQ data in the digital domain. This includes DC offset, gain imbalance and phase skew between I and Q. Additional digital filters are used to correct for inaccuracy in the analog reconstruction filters and frequency response of the DACs.

A closed-loop leveling control drives leveling on the RF board via a 14-bit DAC. The signal from an RF detector after this stage is converted by an ADC.

The leveling loop derives its error signal by comparing the input to the comparator from the RF detector ADC, and the wanted IQ power. The IQ power is converted to detector volts in a look-up table. During bursted IQ data, the loop can be frozen while ramping IQ data up or down, and can also switch off the signal between bursts, improving on-off ratio.

A burst of data from the detector ADC can be stored and retrieved by the software driver, which is useful for operations such as offset-nulling the ADC and performing IQ calibration. During IQ calibration short test-signals are loaded to the ARB, and by synchronizing ADC data capture, the driver can make the necessary calculations and corrections to IQ offsets, gain and skew.
RF board

LO input and RF output is via front-panel-mounted SMA connectors. The LO input is in the range 1.5 to 3 GHz at a nominal level of 0 dBm. Frequency division extends the available RF frequency range down to 250 MHz. The RF signal is generated using an IQ modulator, which accepts divided LO and IQ baseband signals.

The RF input signal drives a chain of three dividers. A signal at the required output frequency is routed from the appropriate divider to one of two IQ modulators via harmonic filtering.

One modulator covers frequencies from 100 MHz to 4 GHz; the other, frequencies from 4 GHz to 6 GHz. Filtering is repeated after the modulators. The appropriate signal is routed to the output section.

A PIN attenuator operates over a range of at least 20 dB. The drive to this level control incorporates a shaping network to approximate to logarithmic control. The leveling is entirely under software control and as such is completely flexible.

Level detection takes the form of voltage sensing behind a 50 Ω resistor.

The switchable step attenuator operates in increments of 6 dB, from 0 dB up to 132 dB. The attenuator uses 50 Ω resistive pads that are switched in and out of circuit. The incremental attenuation values are 6, 12, 24 and 30 dB.

The detector output is amplified and buffered before being fed back to the logic board for A-D conversion. A temperature-sensing mode is provided, where the detector is disabled and the output replicates the voltage. This can be measured and used to periodically adjust calibration in accordance with temperature and stored data.
Differential IQ board

When Option 001 is fitted, this board provides baseband IQ modulation outputs, and external IQ inputs. Single ended inputs and differential outputs share the same front-panel SMB connectors.

The board has three modes of operation:

- Internal, where the SMB baseband IQ connectors are not used
- External IQ input mode, where RF modulation is controlled by the single-ended external inputs
- External IQ output mode, where IQ baseband from the logic and control board is available as a differential output. The RF output provides an unmodulated CW signal, useful for RFIC testing.

The board multiplexes three sources of baseband modulation onto the RF board. When normal operation is selected, IQ modulation from the logic and control board is selected. When external inputs are selected, modulation from the external inputs is selected. When external outputs are selected, a DC level is selected to provide a CW signal at the RF output. Low-pass filters are switched onto the modulator drive to provide enhanced isolation to spurious sidebands.

In single-ended input mode, I and Q inputs are buffered into 100 kΩ; alternatively, this input can be switched to 50 Ω to ground. Input clamping protection is provided. Offset voltages are added to the IQ signals before they enter the multiplexer.

In differential output mode, I and Q outputs from the logic and control board are buffered and pass through variable attenuators that provide up to 22.5 dB attenuation in 1.5 dB steps. They are then amplified by switched gain power stages, formed of paralleled amplifiers in order to provide low noise. Offset voltages are summed at this stage. The outputs pass to the front panel SMB sockets via relays.

Whether option 001 is fitted or not, the board puts a programmable bias onto the IQ signals for the modulators on the RF board. In addition, it provides the clean 5 V power supply required for the RF board from the chassis 5 V supply.
Fig. 4-1  Block schematic diagram
This document is an Agreement between the user of this Licensed Software, the Licensee, and Aeroflex International Limited, the Licensor. By opening this Software package or commencing to use the software you accept the terms of this Agreement. If you do not agree to the terms of this Agreement please return the Software package unopened to Aeroflex International Limited or do not use the software.

1. DEFINITIONS
The following expressions will have the meanings set out below for the purposes of this Agreement:

- **Add-In Application Software**
  Licensed Software that may be loaded separately from time to time into the Equipment to improve or modify its functionality

- **Computer Application Software**
  Licensed Software supplied to run on a standard PC or workstation

- **Designated Equipment**
  the single piece of Equipment upon which the licensed software is installed

- **Downloaded Software**
  any software downloaded from an Aeroflex web site

- **Embedded Software**
  Licensed Software that forms part of the Equipment supplied by Aeroflex and without which the Equipment cannot function

- **Licence Fee**
  the consideration ruling at the date of this Agreement for the use of one copy of the Licensed Software on the Designated Equipment

- **Licensed Software**
  All and any programs, listings, flow charts and instructions in whole or in part including Add-in, Computer Application, Downloaded and Embedded Software supplied to work with Designated Equipment

2. LICENCE FEE
The Licensee shall pay the Licence Fee to Aeroflex in accordance with the terms of the contract between the Licensee and Aeroflex.

3. TERM
This Agreement shall be effective from the date hereof and shall continue in force until terminated under the provisions of Clause 9.

4. LICENCE
4.1 Unless and until terminated, this Licence confers upon the Licensee the non-transferable and non-exclusive right to use the Licensed Software on the Designated Equipment.

4.2 The Licensee may not use the Licensed Software on other than the Designated Equipment, unless written permission is first obtained from Aeroflex and until the appropriate additional Licence Fee has been paid to Aeroflex.

4.3 The Licensee may not amend or alter the Licensed Software and shall have no right or licence other than that stipulated herein.
4.4 The Licensee may make not more than two copies of the Licensed Software (but not the Authoring and Language Manuals) in machine-readable form for operational security and shall ensure that all such copies include Aeroflex's copyright notice, together with any features which disclose the name of the Licensed Software and the Licensee. Furthermore, the Licensee shall not permit the Licensed Software or any part to be disclosed in any form to any third party and shall maintain the Licensed Software in secure premises to prevent any unauthorised disclosure. The Licensee shall notify Aeroflex immediately if the Licensee has knowledge that any unlicensed party possesses the Licensed Software. The Licensee's obligation to maintain confidentiality shall cease when the Licensed Software and all copies have been destroyed or returned. The copyright in the Licensed Software shall remain with Aeroflex. The Licensee will permit Aeroflex at all reasonable times to audit the use of the Licensed Software.

4.5 The Licensee will not disassemble or reverse engineer the Licensed Software, nor sub-licence, lease, rent or part with possession or otherwise transfer the whole or any part of the Licensed Software.

5  WARRANTY

5.1 Aeroflex certifies that the Licensed Software supplied by Aeroflex will at the time of delivery function substantially in accordance with the applicable Software Product Descriptions, Data Sheets or Product Specifications published by Aeroflex.

5.2 The warranty period (unless an extended warranty for Embedded Software has been purchased) from date of delivery in respect of each type of Licensed Software is:

<table>
<thead>
<tr>
<th>Software Type</th>
<th>Warranty Period</th>
</tr>
</thead>
<tbody>
<tr>
<td>Embedded Software</td>
<td>12 months</td>
</tr>
<tr>
<td>Add-In Application Software</td>
<td>90 days</td>
</tr>
<tr>
<td>Computer Application Software</td>
<td>90 days</td>
</tr>
<tr>
<td>Downloaded Software</td>
<td>No warranty</td>
</tr>
</tbody>
</table>

5.3 If during the appropriate Warranty Period the Licensed Software does not conform substantially to the Software Product Descriptions, Data Sheets or Product Specifications Aeroflex will provide:

5.3.1 In the case of Embedded Software and at Aeroflex’s discretion either a fix for the problem or an effective and efficient work-around.

5.3.2 In the case of Add-In Application Software and Computer Application Software and at Aeroflex’s discretion replacement of the software or a fix for the problem or an effective and efficient work-around.

5.4 Aeroflex does not warrant that the operation of any software will be uninterrupted or error free.

6  The above Warranty does not apply to:

6.1 Defects resulting from software not supplied by Aeroflex, from unauthorised modification or misuse or from operation outside of the specification.

6.2 Third party produced Proprietary Software which Aeroflex may deliver with its products, in such case the third party Software Licence Agreement including its warranty terms shall apply.

7  The remedies offered above are sole and exclusive remedies and to the extent permitted by applicable law are in lieu of any implied conditions, guarantees or warranties whatsoever and whether statutory or otherwise as to the software all of which are hereby expressly excluded.
8. **INDEMNITY**

8.1 Aeroflex shall defend, at its expense, any action brought against the Licensee alleging that the Licensed Software infringes any patent, registered design, trademark or copyright, and shall pay all Licensor’s costs and damages finally awarded up to an aggregate equivalent to the Licence fee provided the Licensee shall not have done or permitted to be done anything which may have been or become any such infringement and shall have exercised reasonable care in protecting the same failing which the Licensee shall indemnify Aeroflex against all claims costs and damages incurred and that Aeroflex is given prompt written notice of such claim and given information, reasonable assistance and sole authority to defend or settle such claim on behalf of the Licensee. In the defence or settlement of any such claim, Aeroflex may obtain for the Licensee the right to continue using the Licensed Software or replace it or modify it so that it becomes non-infringing.

8.2 Aeroflex shall not be liable if the alleged infringement:

8.2.1 is based upon the use of the Licensed Software in combination with other software not furnished by Aeroflex, or
8.2.2 is based upon the use of the Licensed Software alone or in combination with other software in equipment not functionally identical to the Designated Equipment, or
8.2.3 arises as a result of Aeroflex having followed a properly authorised design or instruction of the Licensee, or
8.2.4 arises out of the use of the Licensed Software in a country other than the one disclosed to Aeroflex as the intended country of use of the Licensed Software at the commencement of this Agreement.

8.3 Aeroflex shall not be liable to the Licensee for any loss of use or for loss of profits or of contracts arising directly or indirectly out of any such infringement of patent, registered design, trademark or copyright.

9. **TERMINATION**

9.1 Notwithstanding anything herein to the contrary, this Licence shall forthwith determine if the Licensee:

9.1.1 As an individual has a Receiving Order made against him or is adjudicated bankrupt or compounds with creditors or as a corporate body, compounds with creditors or has a winding-up order made against it or
9.1.2 Parts with possession of the Designated Equipment.

9.2 This Licence may be terminated by notice in writing to the Licensee if the Licensee shall be in breach of any of its obligations hereunder and continue in such breach for a period of 21 days after notice thereof has been served on the Licensee.

9.3 On termination of this Agreement for any reason, Aeroflex may require the Licensee to return to Aeroflex all copies of the Licensed Software in the custody of the Licensee and the Licensee shall, at its own cost and expense, comply with such requirement within 14 days and shall, at the same time, certify to Aeroflex in writing that all copies of the Licensed Software in whatever form have been obliterated from the Designated Equipment.

10. **THIRD PARTY LICENCES**

The software or part thereof may be the proprietary property of third party licensors. In such an event such third party licensors (as referenced on the package or the Order Acknowledgement) and/or Aeroflex may directly enforce the terms of this Agreement and may terminate the Agreement if the Licensee is in breach of the conditions contained herein.

11. **EXPORT REGULATIONS**

The Licensee undertakes that where necessary the Licensee will conform with all relevant export regulations imposed by the Governments of the United Kingdom and/or the United State of America.

12. **NOTICES**

Any notice to be given by the Licensee to Aeroflex shall be addressed to:

Aeroflex International Limited, Longacres House, Six Hills Way, Stevenage, SG1 2AN, UK.
13. LAW AND JURISDICTION
This Agreement shall be governed by the laws of England and shall be subject to the exclusive jurisdiction of the English courts. This agreement constitutes the whole Contract between the parties and may be changed only by memorandum signed by both parties.

© AEROFLEX INTERNATIONAL LTD 2004
CHINA Beijing
Tel:  [+86] (10) 6539 1166
Fax:  [+86] (10) 6539 1778

CHINA Shanghai
Tel:  [+86] (21) 5109 5128
Fax:  [+86] (21) 5150 6112

FINLAND
Tel:  [+358] (9) 2709 5541
Fax:  [+358] (9) 804 2441

FRANCE
Tel:  [+33] 1 60 79 96 00
Fax:  [+33] 1 60 77 69 22

GERMANY
Tel:  [+49] 8131 2926-0
Fax:  [+49] 8131 2926-130

HONG KONG
Tel:  [+852] 2832 7988
Fax:  [+852] 2834 5364

INDIA
Tel:  [+91] 80 5115 4501
Fax:  [+91] 80 5115 4502

KOREA
Tel:  [+82] (2) 3424 2719
Fax:  [+82] (2) 3424 8620

SCANDINAVIA
Tel:  [+45] 9614 0045
Fax:  [+45] 9614 0047

SPAIN
Tel:  [+34] (91) 640 11 34
Fax:  [+34] (91) 640 06 40

UK Burnham
Tel:  [+44] (0) 1628 604455
Fax:  [+44] (0) 1628 662017

UK Stevenage
Tel:  [+44] (0) 1438 742200
Fax:  [+44] (0) 1438 727601
Freephone: 0800 282388

USA
Tel:  [+1] (316) 522 4981
Fax:  [+1] (316) 522 1360
Toll Free: (800) 835 2352

As we are always seeking to improve our products, the information in this document gives only a general indication of the product capacity, performance and suitability, none of which shall form part of any contract. We reserve the right to make design changes without notice.

web  www.aeroflex.com  Email  info-test@aeroflex.com

November 2005